

# Quad LVDS Line Receivers with Extended Common Mode


### **Features**

- Extended input common mode voltage range: -7V to 12V
- DC to 400 Mbps / 200 MHz low noise, low skew, low power operation
  - 500 ps (max) channel-to-channel skew
  - 350 ps (max) pulse skew
  - 7 mA (max) power supply current
- Flow-through pinout eases PCB layout and reduces crosstalk
- On-chip 100Ω input termination minimizes return loss, component count and board space (TF90LVDT048)
- Classic pull-up/down resistor fail-safe(TF90LVDS048)
- LVDS inputs conform to TIA/EIA-644-A standard
- Standard output enable scheme eliminates power consumption when device is not in use
- Guaranteed operation within industrial temperature range -40° to +85°C
- Available in space saving SOIC-16 and TSSOP-16 packages
- TF90LVDS048 pin and function compatible with NSC DS90LV048A and TI SN65LVDS048A, SN65LVDS348, TF90LVDT048 with TI SN65LVDT348

# **Applications**

- Digital Copiers
- Wireless Base Stations
- Telecom / Datacom
- Network Routing
- Laser Printers
- LCD Displays

## **Function Diagrams**



### Description

The TF90LVDS048 and TF90LVDT048 are 400 Mbps Quad LVDS (low voltage differential signaling) Line Receivers optimized for high-speed, low power, low noise transmission over controlled impedance (approximately  $100\Omega$ ) transmission media (e.g. cables, printed circuit board traces, backplanes).

The TF90LVDS048 and TF90LVDT048 input receivers support wide input voltage range of -7V to 12V for exceptional noise immunity.

The TF90LVDS048 and TF90LVDT048 accept four LVDS signals and translate them to four LVCMOS signals. The outputs can be disabled and put in a high-impedance state via two enable pins, OE and OE\*. The flow-through pinout simplifies PCB layout and minimizes crosstalk by isolating the LVDS inputs from the LVCMOS / LVTTL outputs.

The TF90LVDT048 features on-chip  $100\Omega$  input termination resistors that minimize input return loss, component count and board space. The TF90LVDS048 differential inputs are without input termination resistors and are suitable for applications requiring custom termination schemes.

Supply current is 7 mA (max). LVDS inputs conform to the ANSI/ EIA/TIA-644-A standard. The TF90LVDS048 and TF90LVDT048 are offered in 16-pin SOIC and TSSOP packages and operate over an extended -40 °C to +85 °C temperature range.




### **Ordering Information**

	Yea	ar Year Week Week	
PART NUMBER	PACKAGE	PACK / Qty	MARK
TF90LVDX048-TBU	SOIC-16	Tube / 48	
TF90LVDX048-TBG	SOIC-16	T&R / 500	TFX048TB Lot ID
TF90LVDX048-6CU	TSSOP-16	Tube / 94	
TF90LVDX048-6CG	TSSOP-16	T&R / 1000	TFX0486C Lot ID

*Replace* X *with* S *for No Termination, or* T *for Termination.* 



## **Pin Diagram**



SOIC-16 or TSSOP-16

### Quad LVDS Line Receivers with Extended Common Mode

## Logic Table

OE	OE OE*		R <sub>out</sub>	
1		≥ 100 mV	Н	
	0 or open	≤ -100 mV	L	
		Failsafe condition	н	
Any other combination		Don't Care	Disabled	

Table 1. Output Enables Truth Table

# **Pin Descriptions**

PIN NAME	PIN NUMBER	ΡΙΝΤΥΡΕ	PIN DESCRIPTION
$ \begin{bmatrix} R_{IN1+} & R_{IN1-} \\ R_{IN2+} & R_{IN2-} \\ R_{IN3+} & R_{IN3-} \\ R_{IN4+} & R_{IN4-} \end{bmatrix} $	2, 1, 3, 4, 6, 5, 7, 8	LVDS inputs	Non-inverting and inverting LVDS receiver input pins.
R <sub>out1</sub> R <sub>out2</sub> R <sub>out3</sub> R <sub>out4</sub>	15, 14, 11, 10	LVCMOS outputs	Receiver LVCMOS output pins.
OE, OE*	16, 9	LVCMOS inputs	Receiver output enable pins. Both, OE and OE* pins have inter- nal pull-down devices. When OE is high and OE* is low or open, the receiver outputs are enabled. For all other combinations of OE and OE*, the receiver outputs are disabled.
V <sub>cc</sub>	13	Power	Power supply pin. decouple $V_{cc}$ to GND with 0.1 $\mu F$ and 0.01 $\mu F$ ceramic capacitors.
GND	12	Ground	Ground or circuit common pin.



# **Absolute Maximum Ratings<sup>1</sup>**

$V_{\rm CC}$ to GND0.3V to +4V
Inputs OE, OE* to GND0.3V to $V_{cc}$ + 0.3V $R_{IN+}$ $R_{IN-}$ to GND7.5V to +12.5V $V_{ID}$ (RIN+ to RIN-)6V to +6V (LVDT -2V to +2V
Outputs $R_{\rm OUT}$ to GND0.3V to $V_{\rm CC}$ + 0.3V
Maximum Package Power Dissipation ( $T_A = +25 \text{ °C}$ )
SOIC-16 (derate 13.8 mW/°C above +25 °C)1.7 W TSSOP-16 (derate 9.7 mW/°C above +25 °C)1.2W

1 Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Quad LVDS Line Receivers with Extended Common Mode

SOIC-16 Thermal Resistance θ <sub>JC</sub> θ <sub>JA</sub>	
TSSOP-16 Thermal Resistance θ <sub>JC</sub> θ <sub>JA</sub>	29 °C/W 103 °C/W
Storage Temperature Range Maximum Junction Temperature Lead Temperature (soldering, 4s)	+150°C
ESD Ratings HBM <sup>1</sup> MM <sup>2</sup>	

1 Human Body Model, applicable standard JESD22-A114-C 2 Machine Model, applicable standard JESD22-A115-A

## **Recommended Operating Conditions**

Symbol	Parameter	Pins	MIN	ТҮР	MAX	Unit
V <sub>cc</sub>	Supply Voltage	V <sub>cc</sub>	3	3.3	3.6	V
V <sub>IH</sub>	High-level input voltage	OE, OE*	2		V <sub>cc</sub>	V
V <sub>IL</sub>	Low-level input voltage	OE, OE*	0		0.8	V
V <sub>ID</sub>	Differential input voltage	$R_{IN+}$ $R_{IN-}$	0.1	0.35	1	V
V <sub>IN</sub>	Input voltage	R <sub>IN+</sub> R <sub>IN-</sub>	-7		12	V
T <sub>A</sub>	Operating free-air temperature	All	-40	25	85	°C





## **Electrical Characteristics**

### Quad LVDS Line Receivers with Extended Common Mode

Over recommended operating conditions (*NOTE1*), unless otherwise specified. Typical values are  $V_{cc} = 3.3V$ ,  $T_A = 25$  °C.

Symbol	Parameter		Conditions	MIN	ТҮР	MAX	Unit
LVCMOS Inp	out Specifications ((	OE, OE* pins)					
V <sub>IH</sub>	High-level input	t voltage		2.0		V <sub>cc</sub>	V
V <sub>IL</sub>	Low-level input	voltage		GND		0.8	V
I <sub>IH</sub>	High-level input	t current	$V_{CC} = 3.6V$ $V_{IN} = 3.6V$	-10	2	10	μΑ
I <sub>IL</sub>	Low-level input	current	$V_{cc} = 0 \text{ or } 3.6V$ $V_{IN} = 0V$	-10	0	10	μΑ
V <sub>cl</sub>	Input clamp vol	tage ( <b>NOTE 4</b> )	$I_{cL} = -18 \text{ mA}, V_{cC} = 0 \text{V}$	-1.5	-0.9		V
LVCMOS Ou	Itput Specifications	(R <sub>out</sub> pins)					
V	Output high up	<b>t</b> a a a	$I_{_{OH}} = -0.4 \text{ mA}, V_{_{ID}} = 200 \text{ mV}$	2.7	3.2		V
V <sub>OH</sub>	Output high vol	lage	I <sub>OH</sub> = -0.4 mA, input open	2.7	3.2		V
V <sub>ol</sub>	Output low volt	age	$I_{OL} = 2 \text{ mA}, V_{ID} = -200 \text{ mV}$		0.05	0.25	V
I <sub>os</sub>	Output short circuit current (NOTE 2)		Enabled, $V_{OUT} = 0V$		-50	-100	mA
I <sub>oz</sub>	Output High-Z current		Disabled, $V_{OUT} = 0V$ or $V_{CC}$	-10		10	μΑ
LVDS Input	Specifications (R <sub>IN+</sub>	R <sub>IN-</sub> pins)				•	
V <sub>TH</sub>	Differential inpu	ıt high threshold			0	100	mV
V <sub>TL</sub>	Differential inpu	it low threshold	V <sub>ICM</sub> =-7.0V to 12.0V (NOTE 3)	-100	0		mV
V <sub>ID</sub>	Differential inpu	ıt voltage		0.1	0.35	1	V
V <sub>ICM</sub>	Input common	mode voltage	$V_{ID} = 100 \text{ mV}$	-6.95		11.95	V
			$0V \le V_{IN+} \le 2.4V, V_{IN-} = 1.2V$	-22		22	μΑ
	Input current	TF90LVDS048	$-4V \le V_{IN+} \le 6.4V, V_{IN-} = open$	-60		65	μΑ
			$-7V \le V_{IN+} \le 12V, V_{IN-} = open$	-110		175	μΑ
I <sub>IN</sub>	$V_{cc} = 0 \text{ or } 3.6V$		$0V \le V_{IN+} \le 2.4V, V_{IN-} = open$	-45		45	μΑ
		TF90LVDT048	$-4V \le V_{IN+} \le 6.4V, V_{IN-} = open$	-130		130	μΑ
			$-7V \le V_{IN+} \le 12V, V_{IN-} = open$	-220		350	μΑ
C <sub>IN</sub>	Input capacitan	ce	$R_{IN+}$ or $R_{IN-}$ to GND		4		pF
R <sub>IN</sub>	Input termination	on resistor	TF90LVDT048 only		100		Ω

NOTE1 Current into device pin is defined as positive. Current out of the device is defined as negative. All voltages are referenced to ground, unless otherwise specified.

**NOTE2** Output short circuit current ( $I_{os}$ ) is specified as magnitude only. The minus sign indicates direction only. Only one output should be shorted at a time, do not exceed maximum junction temperature specification. Specified for momentary short condition durations only.

**NOTE3** Recommended operating conditions for the  $R_{in+}$  and  $R_{in-}$  pins is over the range of -7.0V to 12.0V. Therefore, caution should be taken not to exceed these values or the maximum Differential Input voltage of 1.0V.

**NOTE4** This specification is not production tested and is guaranteed by design simulations.





### **Electrical Characteristics** (Continued)

#### Quad LVDS Line Receivers with Extended Common Mode

Over recommended operating conditions (*NOTE1*), unless otherwise specified. Typical values are  $V_{cc} = 3.3V$ ,  $T_A = 25$  °C.

Power Supply Current Specifications							
I <sub>cc</sub>	Power supply current	All outputs enabled and not switching.		5	7	mA	
I <sub>ccz</sub>	Power supply current with disabled outputs	All outputs disabled.		1	2	mA	

### **Switching Characteristics**

Over recommended operating conditions, unless otherwise specified. Typical values are at  $V_{cc} = 3.3V$ ,  $T_A = 25$  °C.

Symbol	Parameter	Conditions	MIN	ТҮР	MAX	Unit
AC Specifica	ations (NOTES 5, 6, and 7)					
t <sub>PLH</sub>	Propagation delay, low-to-high		1.2	2.0	3.2	ns
t <sub>PHL</sub>	Propagation delay, high-to-low	Figures 1 and 2	1.2	2.0	3.2	ns
t,	Rise time	C <sub>L</sub> =15pF		0.35	1.0	ns
t <sub>f</sub>	Fall time	V <sub>ID</sub> =200mV V <sub>CM</sub> =1.2V		0.3	1.0	ns
t <sub>SK(p)</sub>	Pulse skew (NOTE8)	(NOTE12)		100	350	ps
t <sub>SK(c-c)</sub>	Channel-to-channel skew (NOTE9)			100	500	ps
t <sub>SK(p-p)</sub>	Part-to-part skew (Note 10)				1.5	ns
t <sub>PLZ</sub>	Disable time, low-to-high Z	Figures 3 and 4		8	14	ns
t <sub>PHZ</sub>	Disable time, high-to-high Z	$R_{L} = 2K\Omega$		8	14	ns
t <sub>PZL</sub>	Enable time, high Z-to-low	− C <sub>L</sub> =15pF − V <sub>ID</sub> =200mV		8	14	ns
t <sub>PZH</sub>	Enable time, high Z-to-high	V <sub>ID</sub> =200111 V <sub>CM</sub> =1.2V (NOTE12)		8	14	ns
f <sub>MAX</sub>	Maximum operating frequency (NOTES 11 and 12)	C <sub>L</sub> =15pF Figure 1	200	250		MHz

**NOTES** Generator output characteristics (unless otherwise specified): f = 1 MHz,  $Z_0 = 50\Omega$ ,  $t_r < 1$  ns,  $t_f < 1$  ns.

NOTE6 All input voltages are for one channel unless otherwise specified. Other inputs are set to GND

NOTE7 Switching Characteristic specification are not production tested and are guaranteed by statistical analysis of characterization data .

**NOTEB**  $t_{SK(p)}$ , pulse skew, is the magnitude difference in propagation delay time between the positive going edge and the negative going edge of the same channel ( $t_{SK(p)} = |t_{PLH} - t_{PHL}|$ ). **NOTE9**  $t_{SK(r-c)}$ , channel-to-channel skew, is the difference in propagation delay time between channels with any edges (HL and LH) on the same device at any operating temperature and supply voltage.

**NOTE10**  $t_{SK(p-p)}$  part-to-part skew is the difference in propagation delay time between devices with any edges (HL and LH) operating at the same power supply voltage and within 5 °C of each other within the operating temperature range.

**NOTE11** fMAX generator input conditions: tr = tf < 1ns (0% to 100%), 50% duty cycle, differential (1.05V to 1.35V peak to peak). Output Criteria: 60%/40% duty cycle, VOL (max 0.4V), VOH (min 2.7V),

**NOTE12** The capacitive load C<sub>1</sub> includes test fixture, probe and lumped capacitance.



### Quad LVDS Line Receivers with Extended Common Mode

## Test Circuits and Timing Diagrams




Figure 1. Receiver Propagation Delay and Transition Time Test Setup




Figure 2. Receiver Propagation Delay and Transition Time Waveforms



### TELEFUNKEN Semiconductors

#### **Quad LVDS Line Receivers with Extended Common Mode**

## Test Circuits and Timing Diagrams





Figure 3. Receiver High-Z Delay Test Setup








### **Typical Performance Curves**

#### *Quad LVDS Line Receivers with Extended Common Mode*




October 2011





### **SOIC-16 Package Dimensions**

#### **Quad LVDS Line Receivers with Extended Common Mode**



NDTES :

1. LEAD COPLANARITY SHOULD BE 0 TO 0.10MM (.004") MAX.


 PACKAGE SURFACE FINISHING : (2.1) TUP : MATTE (CHARMILLES #18~30).

- 3. ALL DIMENSIONS EXCLUDING MOLD FLASHES AND END FLASH FROM THE PACKAGE BODY SHALL NOT EXCEED 0.25MM (.010\*) PER SIDE(D).
- ▲ DETAIL OF PIN #1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.



#### Quad LVDS Line Receivers with Extended Common Mode

TSSOP-16 Package Dimensions (Please contact support@telekenfunsemi.com for availability)



	0.65m	NOT			
	MIN	NOM	Ε		
A			1.10		
A1	0.05		0.15		
A2	0.85	0.90	0.95		
L R	0.50	0.60	0.75		
R	0.09				
R1	0.09				
Ь	0.19		0.30	5	
b1	0.19	0.22	0.25		
С	0.09		0.20		
c1	0.09	0.09			
-01	0°		8*		
L1		1.0 REF	-		
aaa		0.10			
bbb		0.10			
CCC		0.05			
ddd		0.20			
е		0.65 BS	С		
<del>-0</del> 2					
<del>0</del> 3					
NC	NOTE 1,2				
D	4.90	5.00	5.00 5.10		
E1	4.30				
E e					
е	(				
N					

- NOTES: 1 ALL DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
- 2 DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- JIMENSION 'D' DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.
- A DIMENSION 'E1' DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE.
- DIMENSION 'b' DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 MM TOTAL IN EXCESS OF THE 'b' DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD IS 0.07 MM FOR 0.5 MM PITCH PACKAGES.
- 6 TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- T DATUMS -A- AND -B- TO BE DETERMINED AT DATUM PLANE -H-
- $\cancel{8}$  dimensions 'd' and 'e1' are to be determined at datum plane -H-
- 9 THIS DIMENSION APPLIES ONLY TO VARIATIONS WITH AN EVEN NUMBER OF LEADS PER SIDE. FOR VARIATION WITH AN ODD NUMBER OF LEADS PER SIDE, THE "CENTER" LEAD MUST BE COINCIDENT WITH THE PACKAGE CENTERLINE, DATUM A.
- CROSS SECTION A-A TO BE DETERMINED AT 0.10 TO 0.25 MM FROM THE LEADTIP.
- 11 THIS VARIATION IS NOT REGISTERED WITH JEDEC.
- 12 PACKAGE SURFACE FINISHING:
  - (I) TOP: MATTE (CHARMILLES: #18~30)
  - (II) BOTTOM: MATTE (CHARMILLES: #12~27)





**Quad LVDS Line Receivers with Extended Common Mode** 

### **Important Notice**

Telefunken Semiconductors PRODUCTS ARE NEITHER DESIGNED NOR INTENDED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS UNLESS THE SPECIFIC TS PRODUCTS ARE SPECIFICALLY DESIGNATED BY Telefunken Semiconductors FOR SUCH USE. BUYERS ACKNOWLEDGE AND AGREE THAT ANY SUCH USE OF Telefunken Semiconductors PRODUCTS WHICH Telefunken Semiconductors HAS NOT DESIGNATED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS.

Telefunken Semiconductors assumes no liability for application assistance or customer product design. Customers are responsible for their products and applications using Telefunken Semiconductors products.

Resale of Telefunken Semiconductors products or services with statements different from or beyond the parameters stated by Telefunken Semiconductors for that product or service voids all express and any implied warranties for the associated Telefunken Semiconductors product or service. Telefunken Semiconductors is not responsible or liable for any such statements.

©2011 Telefunken Semiconductors. All rights reserved. Information and data in this document are owned by Telefunken Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from Telefunken Semiconductors.

For additional information please contact support@telefunkensemi.com or visit www.telefunkensemiconductors.com