

Quad LVDS Line Driver

Features

- DC to 400 Mbps / 200 MHz low noise, low skew, low power operation
 - -300 ps (max) channel-to-channel skew
 - —250 ps (max) pulse skew
 - —23 mA (max) power supply current
- LVDS outputs conform to TIA/EIA-644-A standard
- Standard output enable scheme eliminates power consumption when device is not in use
- Guaranteed operation within industrial temperature range-40° to +85°C
- Available in space saving SOIC-16 and TSSOP-16 packages
- For Point to Point Applications
- Pin and function compatible with DS90LV031A and SN65LVDS31

Description

The TF90LVDS031 is a 400 Mbps Quad LVDS (low voltage differential signaling) Line Driver optimized for high-speed, low power, low noise transmission over controlled impedance (approximately 100Ω) transmission media (e.g. cables, printed circuit board traces, backplanes).

The TF90LVDS031 accepts four LVCMOS / LVTTL signals and translates them to four LVDS signals. Its differential outputs can be disabled and put in a high-impedance state via two enable pins, OE and OE*.

Low 300 ps (max) channel-channel skew and 250 ps (max) pulse skew ensure reliable communication in high-speed links that are highly sensitive to timing error.

Supply current is 23 mA (max). LVDS outputs conform to the ANSI/EIA/TIA-644-A standard. The TF90LVDS031 is offered in 16-pin SOIC and TSSOP packages and operates over an extended -40 $^{\circ}$ C to +85 $^{\circ}$ C temperature range.

Applications


- Digital Copiers
- Wireless Base Stations
- Telecom / Datacom
- Network Routing



Ordering Information

ordering in	ar Year Week Week		
PART NUMBER	PACKAGE	PACK / Qty	MARK
TF90LVDS031-TBU	SOIC-16(N)	Tube / 48	TFS031TB
TF90LVDS031-TBG	SOIC-16(N)	T&R / 500	Lot ID
TF90LVDS031-6CU	TSSOP-16	Tube / 94	
TF90LVDS031-6CG	TSSOP-16	T&R / 1000	TFS0316C Lot ID

Function Diagram




www.telefunkensemiconductors.com



Quad LVDS Line Driver

Pin Diagram



SOIC-16 or TSSOP-16

Logic Table

OE	OE*	D _{out+}	D _{out-}
0	0	Enabled	Enabled
0	1	Disabled	Disabled
1	0	Enabled	Enabled
1	1	Enabled	Enabled

Table 1. Output Enables Truth Table

Pin Descriptions

PIN NAME	PIN NUMBER	PIN TYPE	PIN DESCRIPTION
D _{IN1} , D _{IN2} , D _{IN3} , D _{IN4}	1, 7, 9, 15	LVCMOS inputs	Driver LVCMOS input pins.
D _{OUT1} +, D _{OUT1} -, D _{OUT2} +, D _{OUT2} -, D _{OUT3} +, D _{OUT3} -, D _{OUT4} +, D _{OUT4} -,	2, 3, 5, 6, 10, 11, 13, 14,	LVDS outputs	Non-inverting and inverting LVDS output pins.
OE, OE*	4, 12	LVCMOS inputs	Driver output enable pins. When OE is high or OE* is low or open, the driver outputs are enabled. When OE is low and OE* is high, the driver outputs are disabled.
V _{cc}	16	Power	Power supply pin. Bypass V_{cc} to GND with 0.1 μF and 0.01 μF ceramic capacitors.
GND	8	Power	Ground or circuit common pin.



Quad LVDS Line Driver

Abso	lute	Maximu	Im Ratings ¹
------	------	--------	-------------------------

$V_{\rm CC}$ to GND0.3V to +4V
Inputs
OE, D_{IN} to GND0.3V to V_{cc} + 0.3V
Outputs
D_{OUT+r} , D_{OUT-} to GND0.3V to V_{CC} + 0.3V
Maximum Package Power Dissipation ($T_A = +25 \text{ °C}$)
SOIC-16 (derate 13.8 mW/°C above +25 °C)
TSSOP-16 (derate 9.7 mW/°C above +25 °C)1.2 W
SOIC-16 Thermal Resistance
θ _{ιc} 41 °C/W
θ _{IA}

1 Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TSSOP-16 Thermal Resistance	
θ _ι ς	29 °C/W
θ _{JA}	103 °C/W
Storage Temperature Range	
Maximum Junction Temperature	+150°C
Lead Temperature (soldering, 4s)	+260°C
ESD Ratings	
HBM ¹	8 41/
MM ²	
CDM ³	1.25 kV

1 Human Body Model, applicable standard JESD22-A114-C

2 Machine Model, applicable standard JESD22-A115-A

3 Field Induced Charge Device Model, applicable standard JESD22-C101-C

Recommended Operating Conditions

Symbol	Parameter	Pins	MIN	ТҮР	MAX	Unit
V _{cc}	Supply Voltage	V _{cc}	3	3.3	3.6	V
V _{IH}	High-level input voltage	OE, OE*, D _{IN}	2		V _{cc}	V
V _{IL}	Low-level input voltage	OE, OE*, D _{IN}	0		0.8	V
T _A	Operating free-air temperature	All	-40	25	85	°C



Electrical Characteristics

Quad LVDS Line Driver

Over recommended operating conditions (NOTE1), unless otherwise specified. Typica	al values are V_{CC} = 3.3V, T_A = 25 °C.
---	---

Symbol	Parameter	Conditions	MIN	ТҮР	MAX	Unit
LVCMOS Sp	ecifications (OE, OE*, D _{IN} pins)	1				
V _{IH}	High-level input voltage		2.0		V _{cc}	V
V _{IL}	Low-level input voltage		GND		0.8	V
I _{IH}	High-level input current	$V_{CC} = 3.6V$ $V_{IN} = 3.6V$	-10		10	μΑ
I _{IL}	Low-level input current	$V_{CC} = 3.6V$ $V_{IN} = 0V$	-10		10	μΑ
V _{cl}	Input clamp voltage (NOTE2)	$I_{cL} = -18 \text{ mA}, V_{cC} = 0 \text{ V}$	-1.5	-0.9		V
LVDS Outpu	ut Specifications (D _{out+} , D _{out-} pins)	· · · · · · · · · · · · · · · · · · ·			·	
V _{od}	Differential output voltage magnitude		250	370	450	mV
$ \Delta V_{OD} $	Change in magnitude of V _{oD} for complimentary output states	D 1000	-35		35	mV
V _{OCM(ss)}	Steady-state output common mode voltage	$R_L = 100\Omega$ Figure 1	1.125	1.25	1.375	V
$\Delta V_{OCM(SS)}$	Change in magnitude of V _{OCM(ss)} for complimentary output states		-25		25	mV
V _{OH}	Output high voltage	$R_{L} = 100\Omega$		1.43	1.6	V
V _{oL}	Output low voltage	Figure 1	0.9	1.06		V
l _{os}	Output short circuit current (NOTE3)	Enabled, D_{OUT+} or $D_{OUT-} = 0V$			-13	mA
I _{OSD}	Differential output short circuit current (NOTE3)	Enabled, $V_{OD} = 0V$			-13	mA
l _{oz}	High-impedance output current	Disabled, Vout = 0V or Vcc	-14		+14	μΑ
C _{OUT}	Output capacitance	D _{OUT+} or D _{OUT-} to GND		3		pF
Power Supp	bly Current Specifications	· · · ·				
I _{cc}	Power supply current without output loads	Enabled $D_{IN} = 0V \text{ or } V_{CC}$		1	2	mA
I _{CCL}	Power supply current with output loads	Enabled $D_{IN} = 0V \text{ or } V_{CC'} R_L = 100\Omega$		16	23	mA
I _{ccz}	Power supply current with disabled outputs	Disabled OE = 0 and OE* = 1		1	2	mA

NOTE1 Current into device pin is defined as positive. Current out of the device is defined as negative. All voltages are referenced to ground, unless otherwise specified.

NOTE2 This specification is not production tested and is guaranteed by design simulations.

NOTE3 Output short circuit current (I_{05}) is specified as magnitude only. The minus sign indicates direction only.



Switching Characteristics

Quad LVDS Line Driver

Symbol	Parameter	Conditions	MIN	ТҮР	MAX	Unit
LVDS AC Sp	ecifications (Notes 4, 5 and 6)	-				
t _{PLH}	Propagation delay, low-to-high		0.6	1	1.9	ns
t _{PHL}	Propagation delay, high-to-low		0.6	1	1.9	ns
t,	Rise time	Figures 2 and 3		.35	1	ns
t _f	Fall time	$R_1 = 100\Omega$.35	1	ns
t _{SK(p)}	Pulse skew (Note 7)	C_=15pF		50	250	ps
t _{SK(c-c)}	Channel-to-channel skew (Note 8)	(Note 12)		80	300	ps
t _{SK(p-p)A}	Part-to-part skew (Note 9)				1	ns
t _{SK(p-p)B}	Part-to-part skew (Note 10)				1.3	ns
t _{PLZ}	Disable time, low-to-high Z	Figures 4 and 5			5	ns
t _{PHZ}	Disable time, high-to-high Z	$R_L = 100\Omega$			5	ns
t _{PZL}	Enable time, high Z-to-low	− C _L =15pF (<i>Note 12</i>)			5	ns
t _{PZH}	Enable time, high Z-to-high				5	ns
f _{MAX}	Maximum operating frequency (Note 11)	Figure 2	200	250		MHz

Over recommended operating conditions, unless otherwise specified. Typical values are at $V_{CC} = 3.3V$, $T_A = 25$ °C.

NOTE4 Generator output characteristics (unless otherwise specified): f = 1 MHz, $Z_0 = 50 \Omega$, $t_r < 1 \text{ ns}$, $t_f < 1 \text{ ns}$.

NOTES All input voltages are for one channel unless otherwise specified. Other inputs are set to GND.

NOTE6 Switching Characteristic specification are not production tested and are guaranteed by statistical analysis of characterization data .

NOTE7 $t_{SK(p)}$ pulse skew, is the magnitude difference in propagation delay time between the positive going edge and the negative going edge of the same channel $(t_{SK(p)} = |t_{PLH} - t_{PHL}|)$. **NOTE8** $t_{SK(p)}$, channel-to-channel skew, is the difference in propagation delay time between channels on the same device at any operating temperature and supply voltage.

NOTE9 $t_{sk(p-p)A}$ part-to-part skew "A", is the difference in propagation delay time between devices operating at the same power supply voltage and within 5 °C of each other within the operating temperature range.

NOTE10 $t_{SK(p-p)B}$ part-to-part skew "B", is the difference in propagation delay time between devices operating at any recommended power supply voltage and ambient temperature. It is also defined as |MIN -MAX| propagation delay (t_{PH} or t_{PH}).

NOTE11 Generator output characteristics for the f_{MAX} : $Z_0 = 50\Omega$, $t_r = t_r < 1$ ns, 50% duty cycle, 0V to 3V amplitude. Output criteria for f_{MAX} : 45% / 55% duty cycle, $V_{oD} \ge 250$ mV. **NOTE12** The capacitive load C_L includes test fixture, probe and lumped capacitance.





Test Circuits and Timing Diagrams

Quad LVDS Line Driver




Figure 1. Driver $V_{\mbox{\tiny OH}}$ and $V_{\mbox{\tiny OL}}$ Test Setup




Figure 2. Driver Propagation Delay and Transition Time Test Setup





Figure 3. Driver Propagation Delay and Transition Time Waveforms




Quad LVDS Line Driver

Test Circuits and Timing Diagrams














Quad LVDS Line Driver












Propagation Delay vs








500





Quad LVDS Line Driver



Package Dimensions (SOIC-16)







_			
JL	SOIC-16LD		
SYMBO	MILLIMETERS		
SY	MIN	MAX	
A1	0.10	0.25	
в	0.36	0.46	
С	0.19	0.25	
D	9.80	9.98	
Е	3.81	3.99	
е	1.27	BSC	
Н	5.80	6.20	
h	0.25	0.50	
L	0.41	1.27	
A	1.52	1.72	
α	0°	8°	
ZD	0.51	REF	
A2	1.37	1.57	

NDTES :

- 1. LEAD COPLANARITY SHOULD BE 0 TO 0.10MM (.004") MAX.
- 2. PACKAGE SURFACE FINISHING : (2.1) TOP : MATTE (CHARMILLES #18~30).
- 3. ALL DIMENSIONS EXCLUDING MOLD FLASHES AND END FLASH FROM THE PACKAGE BODY SHALL NOT EXCEED 0.25MM (.010*) PER SIDE(D).


F	SOIC-16LD			
SYMBOL	INCHES			
SY	MIN	MAX		
A1	.0040	.0098		
в	.014	.018		
С	.0075	.0098		
D	.386	.393		
Е	.150	.157		
е	.050 I	BSC		
Н	.2284	.2440		
h	.0099	.0196		
L	.016	.050		
A	.060	.068		
α	0°	8°		
ZD	.020 REF			
A2	.054	.062		


▲ DETAIL OF PIN #1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.




Quad LVDS Line Driver

Package Dimensions (TSSOP-16 Please contact support@telekenfunsemi.com for availability)







$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					
MIN NOM MAX E A 1.10 $A1$ 0.05 0.15 $A2$ 0.85 0.90 0.95 $A2$ 0.85 0.90 0.95 $A2$ 0.85 0.90 0.95 $A2$ 0.50 0.60 0.75 A 0.09 B 0.19 0.30 5 $b1$ 0.19 0.22 0.25 c 0.09 0.20 c 0.09 0.20 $c1$ 0.09 0.16 $c1$ 0.09 8* $c1$ 0.00 REF aaa 0.10 ccc		0.65m	0		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		MIN	NOM	MAX	ΪĖ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	A			1.10	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	A1	0.05		0.15	
$ \begin{array}{c cccc} L & 0.50 & 0.60 & 0.75 & \\ \hline R & 0.09 & & & \\ \hline R1 & 0.09 & & 0.30 & 5 \\ \hline b & 0.19 & 0.22 & 0.25 & \\ \hline c & 0.09 & & 0.20 & \\ \hline c & 0.09 & & 0.16 & \\ \hline c & 0.09 & & 8^* & \\ \hline d1 & 0^* & & 8^* & \\ \hline d1 & 0^* & & 8^* & \\ \hline d1 & 0^* & 0^* & & 8^* & \\ \hline d1 & 0.10 & \\ \hline d2 & 0.10 & \\ \hline ccc & 0.05 & \\ \hline dd & 0.20 &$	A2	0.85	0.90		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	L	0.50	0.60	0.75	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	R	0.09			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	R1	0.09			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Ь	0.19		0.30	5
$ \begin{array}{ccccccc} c & 0.09 & & 0.20 & \\ c1 & 0.09 & & 0.16 & \\ \hline 01 & 0^{\circ} & & 8^{\circ} & \\ \hline 11 & 1.0 & \text{REF} & \\ \hline acc & 0.10 & \\ \hline bbb & 0.10 & \\ \hline bbb & 0.10 & \\ \hline ccc & 0.05 & \\ \hline ccc & 0.05 & \\ \hline ccc & 0.65 & \text{BSC} & \\ \hline ccc & 0.65 & \text{BSC} & \\ \hline 02 & 12^{\circ} & \text{REF} & \\ \hline 03 & 12^{\circ} & \text{REF} & \\ \hline 03 & 12^{\circ} & \text{REF} & \\ \hline 0 & 4.90 & 5.00 & 5.10 \\ \hline c1 & 4.30 & 4.40 & 4.50 \\ \hline c & 0.65 & \text{BSC} \\ \hline e & 0.65 & \text{BSC} \end{array} $	<i>b1</i>	0.19	0.22	0.25	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		0.09		0.20	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	c1				
aaa 0.10 bbb 0.10 ccc 0.05 ddd 0.20 e 0.65 BSC $\theta 2$ 12* REF $\theta 3$ 12* REF D 4.90 5.00 5.10 E1 4.30 4.40 4.50 E 6.4 BSC e 0.65 BSC		0°		8°	
bbb 0.10 ccc 0.05 ddd 0.20 e 0.65 BSC $\theta 2$ 12* REF $\theta 3$ 12* REF NOTE 1,2 D 4.90 5.00 5.10 E1 4.30 4.40 4.50 E 6.4 BSC e 0.65 BSC	L1	1.0 REF			
$\begin{array}{c ccc} 0.05 &\\ \hline ddd & 0.20 &\\ \hline e & 0.65 \ BSC &\\ \hline \theta2 & 12^* \ REF &\\ \hline \theta3 & 12^* \ REF &\\ \hline NOTE & 1,2 & \\ \hline D & 4.90 & 5.00 & 5.10\\ \hline E1 & 4.30 & 4.40 & 4.50\\ \hline E & 6.4 \ BSC & \\ \hline e & 0.65 \ BSC & \\ \end{array}$	aaa	0.10			
ddd 0.20 e 0.65 BSC $\theta 2$ 12* REF $\theta 3$ 12* REF D 4.90 5.00 5.10 E1 4.30 4.40 4.50 E 6.4 BSC e 0.65 BSC	bbb				
e 0.65 BSC $\theta 2$ 12' REF $\theta 3$ 12' REF NOTE 1,2' D 4.90 5.00 5.10 E1 4.30 4.40 4.50 E 6.4 BSC e 0.65 BSC	CCC	0.05			
02 12* REF 03 12* REF NOTE 1,2 D 4.90 5.00 5.10 E1 4.30 4.40 4.50 E 6.4 BSC e 0.65 BSC	ddd				
$\theta 3$ 12* REF NOTE 1,2 D 4.90 5.00 5.10 E1 4.30 4.40 4.50 E 6.4 BSC e 0.65 BSC					
NOTE 1,2 D 4.90 5.00 5.10 E1 4.30 4.40 4.50 E 6.4 BSC e 0.65 BSC	-0 2				
D 4.90 5.00 5.10 E1 4.30 4.40 4.50 E 6.4 BSC e 0.65 BSC	0 3				
E1 4.30 4.40 4.50 E 6.4 BSC e 0.65 BSC	NOTE 1,2				
E 6.4 BSC e 0.65 BSC	D	4.90	5.00	5.10	
E 6.4 BSC e 0.65 BSC	E1	4.30 4.40 4.50			
e 0.65 BSC N 16	Ε				
N 16	е	C		C	
	N	16			

- NOTES:
- 1 ALL DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
- 2 DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- DIMENSION 'D' DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.
- DIMENSION 'E1' DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE.
- DIMENSION 'b' DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 MM TOTAL IN EXCESS OF THE 'b' DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD IS 0.07 MM FOR 0.5 MM PITCH PACKAGES.

6 TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 $\overline{2}$ datums $\overline{-a}$ and $\overline{-b}$ to be determined at datum plane $\overline{-h}$

 $\sqrt{8}$ dimensions 'd' and 'e1' are to be determined at datum plane -H-

THIS DIMENSION APPLIES ONLY TO VARIATIONS WITH AN EVEN NUMBER OF LEADS PER SIDE. FOR VARIATION WITH AN ODD NUMBER OF LEADS PER SIDE, THE "CENTER" LEAD MUST BE COINCIDENT WITH THE PACKAGE CENTERLINE, DATUM A.

 $\frac{1}{100}$ cross section A-A to be determined at 0.10 to 0.25 MM from the LeadTip.

- 11 THIS VARIATION IS NOT REGISTERED WITH JEDEC.
- 12 PACKAGE SURFACE FINISHING:
 - (I) TOP: MATTE (CHARMILLES: #18~30)
 - (II) BOTTOM: MATTE (CHARMILLES: #12~27)



Notes

TF90LVDS031

Quad LVDS Line Driver

Important Notice

Telefunken Semiconductors PRODUCTS ARE NEITHER DESIGNED NOR INTENDED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS UNLESS THE SPECIFIC TS PRODUCTS ARE SPECIFICALLY DESIGNATED BY Telefunken Semiconductors FOR SUCH USE. BUYERS ACKNOWLEDGE AND AGREE THAT ANY SUCH USE OF Telefunken Semiconductors PRODUCTS WHICH Telefunken Semiconductors HAS NOT DESIGNATED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS.

Telefunken Semiconductors assumes no liability for application assistance or customer product design. Customers are responsible for their products and applications using Telefunken Semiconductors products.

Resale of Telefunken Semiconductors products or services with statements different from or beyond the parameters stated by Telefunken Semiconductors for that product or service voids all express and any implied warranties for the associated Telefunken Semiconductors product or service. Telefunken Semiconductors is not responsible or liable for any such statements.

©2011 Telefunken Semiconductors. All rights reserved. Information and data in this document are owned by Telefunken Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from Telefunken Semiconductors.

For additional information please contact support@telefunkensemi.com or visit www.telefunkensemiconductors.com